Powiedz znajomym o tym przedmiocie:
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel.
160 pages, biography
Media | Książki Hardcover Book (Książka z twardym grzbietem i okładką) |
Wydane | 31 grudnia 1989 |
ISBN13 | 9780792390589 |
Wydawcy | Springer |
Strony | 160 |
Wymiary | 155 × 235 × 11 mm · 426 g |
Język | English |
Pokaż wszystko
Więcej od Debashis Bhattacharya
Zobacz wszystko od Debashis Bhattacharya ( np. DVD , Hardcover Book , Paperback Book i CD )