A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Książki - LAP LAMBERT Academic Publishing - 9783848423248 - 21 marca 2012
W przypadku, gdy okładka i tytuł się nie zgadzają, tytuł jest poprawny

A Hdl & Verilog Code: Simulated Output

Cena
zł 220,90

Zamówione z odległego magazynu

Przewidywana dostawa 21 - 29 paź
Otrzymuj powiadomienia o nowych wydawnictwach Manjunatha S.
Dodaj do swojej listy życzeń iMusic

Jeszcze nie oceniono

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Media Książki     Paperback Book   (Książka z miękką okładką i klejonym grzbietem)
Wydane 21 marca 2012
ISBN13 9783848423248
Wydawcy LAP LAMBERT Academic Publishing
Strony 132
Wymiary 150 × 8 × 226 mm   ·   215 g
Język Niemiecki